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ABSTRACT
In this paper, an FPGA implementation of a Multi Input Multi
Output (MIMO) Decision Feedback equalizer (DFE) is pro-
posed, for the electronic compensation of the impairments in
40Gb/s Intensity Modulated Direct Detection (IM/DD) op-
tical communication links employing NRZ DQPSK signal-
ing. The proposed equalizer is used for the electronic com-
pensation the residual Chromatic Dispersion (CD) along the
installed optically compensated optical paths. The required
processing rate is achieved by applying intensive pipelining
and parallelism in the original architecture of the equalizer.
At the given processing rate, a 8-input 2-output DFE involv-
ing three taps feedforward filtering and two taps backward
filtering is implemented on a single, cutting edge technology,
Xilinx FPGA device.
Index Terms— DQPSK Optical Transmission, DFE
equalization, FPGA implementation
1. INTRODUCTION
High capacity optical transmission links suffer from linear
impairments like Chromatic Dispersion (CD). Advances in
digital signal processing techniques, assist the development
of high capacity optical transmission systems where all, or
part, of the accumulated dispersion is compensated electron-
ically [1, 2]. IM/DD systems have been extensively used for
commercial optical communication links. Although recently
there is a trend for use of coherent optical systems enabling
even higher transmission rates, Direct Detection (DD) still of-
fers low cost and simple-to-design receiver modules.
CD manifests itself as Intersymbol Interference (ISI) in
optical communications. Optical dispersion compensation
modules usually comprise Dispersion Compensating Fiber
(DCF) parts placed along the optical path. Those bulky mod-
ules can compensate the amount of CD accumulated along
the previous part of the optical path in a rigid way. Com-
pensation is static with respect to the amount of the CD they
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mitigate thus implying that CD is known in advance. Elec-
tronic techniques can be placed at either end of the path.
Especially equalizers are utilized to compensate all or, any
residual CD. Here optical signals should be converted into
electrical ones. In DD receivers the conversion is performed
by a photo-detector which acts as a square law device. As a
result, linear effects of the optical channel have a non-linear
impact. Equalization can be performed by maximum likeli-
hood sequence estimation (MLSE) method [5], or by the use
of standard DFE or Volterra DFE counterparts [4, 6, 7] noting
however, that the use of Volterra equalizers still becomes
cumbersome when the ISI extends more than a few symbols.
In this paper, we investigate the performance of the
MIMO DFE [9, 10] in the context of DD optical commu-
nication links, where Non-Return to Zero Differential Qua-
ternary Phase Shift Keying (NRZ-DQPSK) is deployed [1,3].
NRZ-DQPSK transmission is chosen because it operates at
half the bit rate required for 40 Gb/s and exhibits upgrade
compatibility with existing transmission systems. Moreover,
efficient pipelined and parallel architectures aiming at achiev-
ing the throughput requirement of the optical communication
link are presented. At the given processing rate, a 8-input
2-output NRZ-DQPSK DFE involving three taps feedforward
filtering and two taps backward filtering can fit in a single,
cutting edge technology, Xilinx FPGA device. The designs
efficiently exploit the specific FPGA features, and achieve the
throughput of 40 Gb/s despite the high computational com-
plexity caused by the advanced modulation format. To the
best of our knowledge, it is the first time that DFEs for NRZ-
DQPSK optical systems are implemented on FPGAs, since
previous approaches have been introduced for Non-Return to
Zero On/Off Keying (NRZ-OOK) systems [8].
2. DQPSK EQUALIZATION
Optical transport networks may comprise a number of 40
Gb/s DQPSK channels transmitted simultaneously over an
installed fibre link like the one shown in Fig. 1(a) [1]. Optical
fibre links considered in this paper consist of numerous iden-
tical fibre spans where part of the accumulated dispersion
in the single mode fibre (SMF) is compensated by means
of DCF and losses by optical amplifiers. Any transmitter
(Tx)/receiver (Rx) configuration can be employed in such
a transmission system, here 40 Gb/s DQPSK is deployed.
DQPSK is a four level phase modulation format, signaling at
20 Gsymbols/s that overcomes the spectral efficiency limita-
tion imposed by the binary modulation formats and the high
frequency DAC converters required. Consequently, the toler-
ance for impairments, like CD, increases, [3]. The DQPSK
Tx unit, is most commonly implemented by using a Super
Mach Zehnder (MZ) Structure, which comprises two parallel
MZmodulators operated as phase modulators (Fig. 1(b)) each
of them modulates half of the optical signal and a phase shift
of π/2 is applied in one of the branches of this superstruc-
ture. The most common DQPSK receiver uses two separate
Mach Zehnder Delay Interferometers MZDI (Fig. 1(b)) and
every arm of the MZDI has a phase shift of π/4 (in-phase (I)
component, ) and −π/4 (quadrature (Q) component). Each
of the MZDI outputs is detected by an photodiode. After
electrical low pass filtering, the analog waveforms are fed to
the equalizer described below.
Let I1(n) ∈ {0, 1} and I2(n) ∈ {0, 1} to represent the in-
put binary sequences to the DQPSK encoded transmitter and
Ts being the symbol period. Let y
I
c (t), y
I
d(t), y
Q
c (t) and y
Q
d (t)
be the electrical signals that are produced at the constructive
(lower branch) and at the destructive (upper branch) of the I
and the Q part of the receiver. The analog electrical wave-
forms are sampled at a fractional rate equal to Ts/2, as in
this case the performance of the equalizers becomes less sen-
sitive to the sampling phase of the receiver. A Ts/2, 8 × 2
MIMO DFE aiming to recover the transmitted information is
employed, [9, 10]. It is described by
uℓ(n) =
2∑
i=1
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κ=1
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m=1
fκ,ℓi,myi,κ(n−m+ 1) +
2∑
i=1
Mb∑
m=1
bℓi,mIˆi(n−m), ℓ = 1, 2 (1)
where u1(n) and u2(n) denote the output signals at the I
and the Q part of the DFE, y1,1(n) , y
I
c (n), y1,2(n) ,
yId(n), y1,3(n) , y
Q
c (n), y1,4(n) , y
Q
d (n), and y2,1(n) ,
yIc (n + Ts/2), y2,2(n) , y
I
d(n + Ts/2), y2,3(n + Ts/2) ,
yQc (n), y2,4(n) , y
Q
d (n+ Ts/2), whereas Iˆ1(n) , Q[u1(n)]
and Iˆ1(n) , Q[u1(n)], with Q[.] denoting the detection de-
vice. fκ,ℓi,m and b
ℓ
i,m are the coefficients of the feed forward
and the feedback part of the DFE, and Mf and Mb is the
associated memory. (1) is compactly written as uℓ(n) =
c
ℓ T
M xM (n) ℓ = 1, 2 where c
1
M and c
2
M are the vectors that
carry the coefficients of the equalizer, and xM (n) is the cor-
responding data vector, with T denoting the vector transpose,
where M = 8Mf + 2Mb. The designated DFE is hereafter
referred to as the DFE[Mf ,Mb] DQPSK equalizer. When the
input signal and the output signal statistics is not known in
advance, the estimation of the DFE coefficients is carried out
(a) Optical Fibre Link
(b) NRZ DQPSK Transmitter/Receiver
Fig. 1. Typical Structure of an Optical Fibre Link
using a set of training data, employing standard batch or adap-
tive learning algorithms [11].
The efficiency of the suggested electronic equalization so-
lution is evaluated by means of a metric, referred as required
Optical Signal to Noise Ratio (OSNR) to reach a specific bit
error rate (BER) value [1]. The system is modeled by the
VPI TransmissionMaker simulator co-simulating equalizers
implemented inMatlab. The transmitter operates at 193.1THz
with 0 dBm output power. On the receiver side, an optical fil-
ter of 40GHz bandwidth is utilized. Fig. 2(a) illustrates the
required OSNR for a different set of [Mf ,Mb], with respect
to the residual chromatic dispersion, DFE[5,3] enhances the
CD tolerance to 1100ps/nm, for BER = 10−3, which is in-
dicated as the FEC limit, i.e., the maximum BER required to
achieve BER < 10−9 using forward error correction (FEC).
The performance of the electronic equalization in a typical
optical link comprising 8 identical spans, each of length equal
to L = 100Km is illustrated in Fig. 2(b). Here, the CD is pri-
marily compensated by means of a DCF, and two separate am-
plifiers of a 5dB noise figure are utilized to compensate SMF
and DCF losses (1(a)). Equalizers are used to compensate
residual dispersion. Evidently, the use of electric equalization
enhance the CD tolerance of the optical link, i.e., despite the
residual CD resulting from the incomplete optical dispersion
compensation, the link can achieve BER < 10−3.
3. HARDWARE DESIGN
The block diagram of the DFE equalizer in the case of the
NRZ-DQPSK transmission is depicted in Fig. 3, [9, 10]. It
has a typical butterfly structure at the forward as well as at the
backward part. The received in-phase and quadrature signals
are jointly processed to produce estimates of the transmitted
in-phase and quadrature data. The Forward Filtering (FF) part
comprises four, 4× 1, Multi Input Single Output (MISO) lin-
ear Feed-Forward Filters (FFF), while the Backward Filter-
ing (BF) part consists of four SISO Feed-Back Filters (FBF).
The input signals, compactly represented by 4 × 1 vectors
(a)
(b)
Fig. 2. a) Required OSNR for DFE with various [Mf ,Mb]. b)
BER versus residual CD
y1(n) and y2(n), correspond to the in-phase and quadrature
components of the waveform, respectively (1). Each of them
consists of two, Ts/2 fractionally spaced sampled of the con-
structive and the destructive signals. Hence, FF part can be
implemented using 16 individual FIR filters, each one of order
equal to Mf , involving feed-forward interconnections only.
The FF part requires 16Mf processing units.
Given the restrictions on the maximum processing speed
of the current FPGA technology, the required target process-
ing speed of 40 Gb/s or equivalently 20 Gsymbols/s can be
reached by means of extensive pipelining and parallelism.
The chosen parallelism factor P , ie., the amount of symbols
processed in parallel, depends on the frequency of the im-
plemented circuitry F , for a given throughput requirement T
given by T = F × P .
Pipelining and parallelism is straightforward in the FF
section as it consists of FIR filters interconnected in a feed
forward way. Thus, a parallel architecture can easily be pro-
duced by unrolling the FF part of (1), while extensive pipelin-
ing can be achieved by inserting appropriate registers in the
data path. However, the feedback loop and the presense of the
quantizers (decision devices) within it, prevents the direct ap-
plication of the above techniques in the FB part of the equal-
izer. Based upon and extending the results of [12, 13] for the
case of SISO DFE, a pipilined and parallel architecture for the
BF of (1) is proposed. The multiplexer-based approach [12]
exploits the fact that, due the very nature of the feedback sig-
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Fig. 3. DFE structure in NRZ-DQPSK transmission
nals (Iˆ1(n), Iˆ2(n) ∈ {0, 1} in our case) the possible outputs
of the FBF can easily be pre-computed and the proper one can
be selected using a multiplexer.
Let uℓ(n) = yFℓ(n) + yBℓ(n), ℓ = 1, 2, where yFℓ(n)
and yBℓ(n) denote the contribution of the FF and FB parts
respectively, to the output of the DFE, and consider as an ex-
ample the case whenMb = 1. In this particular case we get
Iˆ1(n− 1) Iˆ2(n− 1) yB1(n) yB2(n)
0 0 0 0
0 1 b1
21
b2
21
1 0 b1
11
b2
11
1 1 b1
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These values are added to the corresponding outputs yF1(n)
and yF2(n) of the FF part, and the proper output is selected
by means of two 4-to-1 multiplexers driven by Iˆ1(n− 1) and
Iˆ2(n− 1).
In the general case, when the BF part is of orderMb there
are 22Mb possible values for each of the signals yB1(n) and
yB2(n). Thus a 2
2Mb -to-1 multiplexer is required. Based on
the multiplexer approach, the structure for the computation of
the output Iˆ1(n) is depicted in Fig. 4, while a similar one is
used for the computation of Iˆ2(n). The values B
i
j correspond
to pre-computed outputs of the FBFs, where i = 1, 2 is the
index of the output, j = 1, 2, . . . , N and N = 22Mb . This
structure has the advantage that the feedback loop contains
only a 1-bit 22Mb -to-1 multiplexer, while the units performing
arithmetic operations are located in the FF part. Hence, they
can be easily pipelined.
The parallel architecture is derived by applying the looka-
head transformation [12]. This technique pipelines the multi-
plexer loop by adding extra registers inside it at the expense
of lookahead stages, Fig. 5(a). In the case of DQPSK, each
lookahead stage consists of 22Mb 4-to-1 multiplexers, because
the output of each FB section depends on the output of two
feedback filters. Specifically, each lookahead block (LB), the
first of which is shown in Fig. 5(b) contains two 4-to-1 multi-
plexers. The purpose of the lookahead stages is to compensate
for the extra delays in the loop. It is achieved by using as se-
lect signals in the multiplexers of the lookahead blocks the
values of the possible outputs in previous time instances.
In order to produce a fully pipelined parallel loop, the
pipelining of the multiplexer loop is necessary before the ap-
plication of unfolding. In detail, if the amount of delays of
the initial multiplexer loop equals to the applied parallelism,
then these delays are equally distributed between the parallel
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Fig. 4. Reformulated feedback structure
Device Paral. LUTs FFs DSPs
Virtex-7 50 9,866 76,792 2,900
(3%) (9%) (78%)
Kintex US 45 8,783 69,181 2,610
(2%) (6%) (63%)
Table 1. Implementation results for DFE[3,2] DQPSK for
40Gb/s
loops. This results in a structure having one delay between
the output of a multiplexer and the input of another one. In
our case, the amount of lookahead stages is chosen to be P-1,
where P is the parallelism factor.
When the level of the applied parallelism is greater than
the order of the feedback filter, a low complexity architecture
based on incremental block processing can be employed [13].
In detail, for a parallel×L architecture of aMb-th order filter,
the firstMb outputs are produced in parallel while the L−Mb
outputs are calculated directly from the previous ones, elim-
inating the lookahead stages and resulting in area reduction.
This approach was followed in this work.
4. IMPLEMENTATION DETAILS
For the implementation of the proposed architecture, two
state-of-the-art Xilinx FPGA devices were selected from two
different platforms. The first device (XC7VX690T-2) be-
longs to the Virtex-7 family built on 28 nm process while the
second one (XCKU100-FLVF1924-2-i) belongs to the Kintex
UltraScale (US) family, which is built on a high-performance
20 nm 3D-ICs process.
These platforms are rich in dedicated components suitable
for DSP applications, which are the DSP48E1 and DSP48E2
slices in Virtex-7 and Kintex US family, respectively. They
are embedded full-custom units that offer high-performance
and flexibility and they are strongly recommended to be used
when high-speed designs are needed. Hence, the compu-
tational units (multipliers, adders) of the architecture were
mapped on them.
The DSP slices mainly consist of a 2’s complement mul-
Fig. 5. One stage pipelined feedback structure
tiplier followed by a 48-bit accumulator, which can be used
separately, along with internal pipeline registers. To operate
at full speed, two internal pipeline registers were used for the
addition and three for the multiply-add operation. Also, the
DSP slices, which were used to implement the parallel FIR
filters, were interconnected each other through their cascad-
ing I/O ports. In this way, they are bound to be mapped next
to each other and use the high-speed dedicated DSP routing
resources. Finally, for the implementation of the additions of
Fig. 4, the 48-bit adder of the DSP slice was used in SIMD
mode to perform 5 additions resulting in an important reduc-
tion of the utilized DSP slices. The latter happens as the word-
length of the data-path of the implemented DFE is 8 bits as
explained bellow.
5. EXPERIMENTAL RESULTS AND DISCUSSION
Based on the computational complexity and the available
DSP resources of the target FPGA devices, the equalizer
that was implemented and achieved the target throughput of
40 Gb/s was the DFE[3,2]. A proper MATLAB model in
fixed-point arithmetic was developed and an extensive study,
analysis, and comparisons with the reference floating-point
model were performed to determine the word-length of the
architecture without affecting its quality in terms of BER.
The outcome was that 6, 8, and 8 bits are demanded for the
input signals, coefficients, and data-path operations, respec-
tively. Then, based on the general architecture (Section 4),
the specific design of the DFE[3,2] was described through
a parametric VHDL model to easily derive different paral-
lel and pipelined instances. The correct functionality was
verified through extensive Post Place & Route simulations
and comparisons with the reference MATLAB model. For
the implementation of the design, the Vivado Design Suite
(v2014.4) was used. As it is the first time, to the best of our
knowledge, that such systems are implemented on a FPGA,
any comparison with other similar designs cannot be per-
formed. The implementation results are shown in following
Table 1, in which the second column denotes the the applied
parallelism by which the throughput of 40 Gb/s was met.
Based on the above results, it is derived that the target
throughput of 40 Gb/s is achieved applying high parallelism.
This is caused by the limitation in the frequency, which is de-
graded due to the routing delay in large and complex FPGA
designs such that of our case. However, the Kintex US tech-
nology deals better with this restriction and the corresponding
implementation requires smaller parallelism than the imple-
mentation of the Virtex-7 technology.
Studying the area of the designs, it is evident that there is
high utilization of the dedicated DSP blocks, whereas the uti-
lization of the other resources is very low. Despite the large
amount of logic due to the parallelism, it is efficiently han-
dled by the Vivado Suite, which is highly compatible with the
employed FPGA devices. This way, the designs occupy only
a small amount of the fabric resources.
Even though the utilization of the DSP slices is high, these
resources are efficiently exploited by the proposed architec-
ture, achieving high-performance implementations. In the
case of Virtex-7, the achievable frequency is 400 MHz in
spite of the utilization of 78% of the available DSP resources.
Consequently, the exploitation of the dedicated DSP routing
resources, which are discussed in Section 4, facilitates the in-
terconnection of the whole design. On the other hand, the
operating frequency of the Kintex US implementation is 445
MHz resulting to lower total area. This fact proves the supe-
riority of next-generation FPGA devices in facing computa-
tionally intensive DSP applications.
As a matter of fact, when the parallelism of the Kintex
US implementation was set to 50 (equal to the parallelism
of the Virtex-7 implementation), the achieved frequency was
also 445 MHz. Hence, when the same parallelism is applied
in both designs, the Kintex US implementation was able to
achieve higher throughput, equal to 44.5 Gb/s.
6. CONCLUSION
In this paper, the performance of DFEs in the context of NRZ-
DQPSK was studied and suitable architectures for FPGA im-
plementations were proposed. Based on the experimental re-
sults and the available hardware resources, it is shown that
modern FPGA devices are a suitable technology in order to
face computationally intensive and extremely high data pro-
cessing rate demanding electronic equalization methods in the
context of optical communication systems.
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